JACoW logo

Journals of Accelerator Conferences Website (JACoW)

JACoW is a publisher in Geneva, Switzerland that publishes the proceedings of accelerator conferences held around the world by an international collaboration of editors.


BiBTeX citation export for THPDP071: Application development on CPCI-S.0 Hardware at PSI

@inproceedings{johnson:icalepcs2023-thpdp071,
  author       = {I.J. Johnson and R. Biffiger and D. Felici and W. Koprek and R. Rybaniec and B. Stef and G. Theidel},
% author       = {I.J. Johnson and R. Biffiger and D. Felici and W. Koprek and R. Rybaniec and B. Stef and others},
% author       = {I.J. Johnson and others},
  title        = {{Application development on CPCI-S.0 Hardware at PSI}},
% booktitle    = {Proc. ICALEPCS'23},
  booktitle    = {Proc. 19th Int. Conf. Accel. Large Exp. Phys. Control Syst. (ICALEPCS'23)},
  eventdate    = {2023-10-09/2023-10-13},
  pages        = {1508--1511},
  paper        = {THPDP071},
  language     = {english},
  keywords     = {controls, hardware, Linux, software, electron},
  venue        = {Cape Town, South Africa},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {19},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {02},
  year         = {2024},
  issn         = {2226-0358},
  isbn         = {978-3-95450-238-7},
  doi          = {10.18429/JACoW-ICALEPCS2023-THPDP071},
  url          = {https://jacow.org/icalepcs2023/papers/thpdp071.pdf},
  abstract     = {{A Hardware and Software Toolbox is being created to accelerate the engineering of electronic components for large facility upgrades at the Paul Scherrer Institut. This Toolbox consists of modular hardware and Base Designs that follow the CPCI-S.0 concept. Our goal is to provide a starting foundation, tools, modules and libraries to simplify and accelerate developments. This contribution will focus on the Base Designs that provide advanced starting points for applications on MPSoC devices, AMD Zynq Ultrascale+. It is an environment containing both a ready-to-use system and functional building blocks. It features two main layers: one for the Processing System (PS) and one for the Programmable Logic (PL). The former is a collection of the software packages that run within an Operating System. The latter, lower layer consists of a seed Vivado project and an array of ready-to-use firmware modules. A set of device-tree-overlay scripts is also available to create high-level connections between PS and PL components. }},
}